A Four-Terabit Single-Stage Packet Switch with Large Round-Trip Time Support

نویسندگان

  • François Abel
  • Cyriel Minkenberg
  • Ronald P. Luijten
  • Mitchell Gusat
  • Ilias Iliadis
چکیده

We present the architecture and practical VLSI implementation of a 4-Tb/s single-stage switch. It is based on a combined input-and crosspoint-queued structure with virtual output queuing at the ingress, which has the scalability of input -buffered switches and the performance of output-buf-fered switches. Our system handles the large fabric-internal transmission latency that results from packaging up to 256 line cards into multiple racks. We provide the justification for selecting this architecture and compare it with other current solutions. With an ASIC implementation, we show that a single-stage multi-terabit buffered crossbar approach is viable today.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Saturn: a terabit packet switch using dual round-robin

Large input-output buffering with a moderate speedup has been widely considered as the most feasible solution for large-capacity switches. We propose a new terabit per second packet switch and call it the Saturn switch. It uses a simple dual round-robin arbitration scheme to schedule packets, and achieves high throughput and low statistical delay bound. It employs a bit-sliced crossbar fabric t...

متن کامل

Design and Implementation of a Multi-Terabit Optical Burst/Packet Router prototype

Introduction Future routers for IP core networks will soon cross the Terabit capacity barrier, requiring vendors to investigate new architectures and technologies. In this paper, we report implementation of a rack-mounted prototype, assembled as a proofof-concept for a scalable multi-Terabit IP optical router (TIPOR). The design is based on the new technique of burst switching coupled to an opt...

متن کامل

Three-Stage Clos-Network Switch Architecture with Buffered Center Stage for Multi-Class Traffic

Memory-space-memory (MSM) arrangement is a popular architecture to implement three-stage Clos-network switches with distributed arbitration. The scalability of this architecture, however, is limited by the round-trip communication delay between the first and the second stages. Moreover, virtual output queue (VOQ) does not completely remove the blocking in the buffered modules under multi-class ...

متن کامل

Terabit burst switching

This report summarizes progress on Washington University's Terabit Burst Switching Project, supported by DARPA and Rome Air Force Laboratory. This project seeks to demonstrate the feasibility of Burst Switching, a new data communication service which can more effectively exploit the large bandwidths becoming available in WDM transmission systems, than conventional communication technologies lik...

متن کامل

On Modeling Round-Trip Time Dynamics of the Internet Using System Identification

Understanding the end-to-end packet delay dynamics of the Internet is of crucial importance since it directly affects the QoS (Quality of Services) of realtime services, and it enables us to design an efficient congestion control mechanism. In this paper, we measure the round-trip time, and build a mathematical model representing its dynamics using system identification. We first measure, as th...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002